# **Notice of References Cited**

Application/Control No. 09/591,621	Reexamination	Applicant(s)/Patent Under Reexamination GUPTA, VIDYABHUSAN		
Examiner	Art Unit			
Morella I Rosales-Hanner	2123	Page 1 of 1		

### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,604,067 B1	08-2003	Abraham et al.	703/21
	В	US-6,263,302 B1	07-2001	Hellestrand et al.	703/17
	С	US-6,052,524	04-2000	Mark R. Pauna	395/500.43
	D	US-			
	Е	US-		`	
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Р					
	a				,	
	R					
	S					
	Т					


## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	T Vinod Kumar Gupta & Purvesh Sharma. "Processor Evaluation in an Embedded Systems Design Environment B. Tech Project." May 1999 Deparment of Computer Science & Engineering Indian Institute of Technology, Delhi
	٧	T.V.K. Gupta, Purvesh Sharma, M. Balakrishnan & Sharad Malik. "Professor Evaluation in an Embedded Systems Design Environment.", Jan 2000, VLSI Design 2000, 13th Annual International Conference
	w	Barry Shackleford, Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama & Hiroto Yasuura. "Memory-CPU size optimization for embedded system designs." 1997 Annual ACM IEEE Design Automation Conference.
	х	J. Takala, M. Kuulusa, P. Ojala & J. Nurmi. "Enhanced DSP core for embedded applications." Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on , 20-22 Oct. 1999

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

## Notice of References Cited



### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,604,067 B1	08-2003	Abraham et al.	703/21
	В	US-6,263,302 B1	07-2001	Hellestrand et al.	703/17
	С	US-6,052,524	04-2000	Mark R. Pauna	395/500.43
	D	US-	,,,,,		
	E	US-			
	F	US-			
	G	US-			·
	Н	US-			
	ı	US-			
	J	US-			
-	К	US-			
	L	US-		•	
	М	US-			

### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	ø					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	T Vinod Kumar Gupta & Purvesh Sharma. "Processor Evaluation in an Embedded Systems Design Environment B. Tech Project." May 1999 Department of Computer Science & Engineering Indian Institute of Technology, Delhi
	V	T.V.K. Gupta, Purvesh Sharma, M. Balakrishnan & Sharad Malik. "Professor Evaluation in an Embedded Systems Design Environment.", Jan 2000, VLSI Design 2000, 13th Annual International Conference
	w	Barry Shackleford , Mitsuhiro Yasuda, Etsuko Okushi , Hisao Koizumi, Hiroyuki Tomiyama & Hiroto Yasuura. "Memory-CPU size optimization for embedded system designs." 1997 Annual ACM IEEE Design Automation Conference.
	х	J. Takala, M. Kuulusa, P. Ojala & J. Nurmi. "Enhanced DSP core for embedded applications." Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on , 20-22 Oct. 1999

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.